



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIBDATASHEET

CONFIRMATION NO. 6106

Bib Data Sheet

| | | | | |
|-----------------------------|---------------------------------------|--------------|------------------------|--|
| SERIAL NUMBER 10/721,110 | FILING DATE 11/24/2003 RULE | CLASS 324 | GROUP ART UNIT 2829 | ATTORNEY DOCKET NO. 2269-3437.9US (97-0514.09) |
|-----------------------------|---------------------------------------|--------------|------------------------|--|

APPLICANTS

Chad A. Cobbley, Boise, ID;
 John VanNortwick, Kuna, ID;
 Bret K. Street, Meridian, ID; Tongbi Jiang, Boise, ID;

**** CONTINUING DATA *******

This application is a DIV of 10/338,530 01/08/2003
 which is a DIV of 09/819,472 03/28/2001 PAT 6,545,498
 which is a DIV of 09/166,369 10/05/1998 PAT 6,329,832

checked RE

**** FOREIGN APPLICATIONS *******

None RE.

IF REQUIRED, FOREIGN FILING LICENSE GRANTED
**** 02/24/2004**

| | | | | |
|---|--|-------------------------------|-----------------------|----------------------------|
| Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no | STATE OR COUNTRY ID | SHEETS DRAWING 5 | TOTAL CLAIMS 12 | INDEPENDENT CLAIMS 9 |
| 35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after allowance | | | | |
| Verified and Acknowledged | Examiner's Signature <i>[Signature]</i> | Initials <i>[Initials]</i> | | |

ADDRESS
 24247
 TRASK BRITT
 P.O. BOX 2550
 SALT LAKE CITY , UT
 84110

TITLE
 Method for in-line testing of flip-chip semiconductor assemblies

| | | |
|------------|---|---|
| FILING FEE | FEES: Authority has been given in Paper | <input type="checkbox"/> All Fees |
| | | <input type="checkbox"/> 1.16 Fees (Filing) |